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models of parallel random access machines (PRAM). The algorithms accept as input a transitively 
reduced directed graph with n vertices and m edges. They respectively run in time O(log n) using 
n + m processors in the EREW PRAM model and in constant time using n* processors in the 
CRCW PRAM model. Algorithms for distributed-memory machines are also proposed. 
1. Introduction 
Due to the proverbial intractability (i.e. NP-completeness) of the majority of com- 
putational problems occurring in the algorithmic study of ordered discrete structures? 
much interest has been paid to classes of ordered sets that still admit efficient algo- 
rithms for otherwise intractable problems. The tractability of these classes is in most 
cases a consequence of rather strong structural properties not shared by arbitrary partial 
orders. 
Many such algorithms have been developed by, for example, Mohring [ 171, Golumbic 
[8], Spinrad [22], Pnuelli et al. [20], Papadimitriou and Yannakakis [19] and Gabow 
[7]. However, all of them are sequential algorithms. Like Bender et al. [2], who gave a 
parallel solution to interval order recognition, we are interested in developing parallel 
algorithms to complement the existing sequential algorithms. In this paper, we focus 
on N-free orders 
N-free orders have been theoretically studied in depth for their numerous structural 
properties [9-131. One of their main and oldest applications is their use in project 
analysis, in particular in the techniques such as CPM or PERT, see e.g. [5, 161. These 
techniques represent a project by a directed graph in which the edges correspond to 
the activities of the project and vertices correspond to events (the completion of all 
activities entering the vertex). In order-theoretic terms, this so-called activity-on-edge 
representation or PERT-network is just the edge diagram of an N-free order. If the 
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original partial order describing the technological precedence constraints of the project 
is not N-free, then dummy activities are added to make it N-free. Many techniques 
have been proposed for this task; cf. [26,25,23] for further references. 
The other major application of N-free orders arose with the investigation of the jump 
number. This classical parameter can be computed by a simple greedy algorithm in 
N-free orders [21], and is also related to several structural properties of N-free orders. 
is given in transitively reduced form and construct an edge diagram if P is N-free. 
Their running time is O(n + m), where n is the number of vertices and m is the 
number of edges in the transitive reduction of P. The first such algorithm is implicitly 
contained in the recognition algorithm for series-parallel partial orders in [27]. The 
first “explicit” linear N-free recognition algorithm appeared in [24]. Another important 
result is the algorithm of Ma and Spinrad [14] where no assumption on the input is 
made. It determines whether the transitive closure of a directed graph is an N-free 
order in O(n + ml) time where mt is the number of edges of the transitive closure of 
the input. 
in this paper, we propose paraiiei aigorithms for recognizing K-free orders, and 
parallel algorithms for determining edge diagram representations. 
Section 2 introduces the basic definitions and properties of N-free orders, which will 
be exploited in our recognition algorithms. In Section 3 we propose PRAM parallel 
N-free order recognition algorithms for two models of PRAM: with exclusive memory 
accesses or with concurrent memory accesses. In Section 4 we propose PRAM parallel 
algorithms for constructing edge diagram representations. We present parallel recogni- 
tion and representation algorithms for distributed memory machines in Section 5. 
2. Definition and properties of N-free orders 
A partial order will be denoted by P = (V, < ), where V is the (finite) ground 
set of vertices and < is the order relation, i.e. an irreflexive and transitive relation 
whose pairs (u, v) E < are written as u < v (u, v E V). If u < v then u is called a 
predecessor of v and v is called a successor of u. If u < v and there is no w E V 
with u < w < v then v is said to cover u (denoted by u + v). We also say that v 
is an immediate successor of u (or u is an immediate predecessor of v). ImSucc(u) 
and ImPred denote the set of all immediate successors and immediate predecessors 
of u. 
Directed graphs may have parallel arcs but no loops. They are denoted by G = 
(V, &), where V is the set of vertices and d is the set of directed edges or arcs. An 
arc a E & is directed from its tail u to its head v. We write a = (u, v). If there are 
parallel arcs, we consider that & is a multiset. A sink is a vertex which is not a head 
of any arc, and a source is a vertex which is not a tail of any arc. 
A dag is a directed acyclic graph (possibly with parallel edges). It is transitiveZy 
closed if (u, v),(v,w) E 98 implies that (u,w) E &, and transitively reduced if (u,w) E 
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(b) 
Fig. 1. (a) The forbidden subconfiguration for N-free orders. (b) An example of N-free order represented 
by its Hasse diagram. The Hasse diagram is a full representation of the order since a vertex u is a successor 
of a vertex u if and only if there exists an always ascending path from u to v. 
d implies that there is no v E V with (u, v) E d and (v,w) E d. Every arc (u, w) 
violating this condition is called transitive. 
Every partiai order P = (V, < ) may be interpreted as a transitively closed dag with 
vertex set V and edge set <. Obviously, the transitively reduced form corresponds to 
the covering relation. A Hasse diagram of P is a drawing of this reduced form where 
the edges are implicitly directed from bottom to top (see Fig. 1). 
An order is N-free if its reduced form does not contain the subconfiguration N 
from Fig. l(a) as induced subgraph. 
Every dag G = (I’, &) defines a partial order P = (L&‘, <) over its arcs in the 
following sense: a < b if and only ifthere exists a directed path from the head of a 
to the tail of b in G. 
Notice that b covers a if and only if the head of a is the tail of 6. The dag with 
vertex set d induced by the covering relation of P is called the line-graph of G. Such 
an order P is said to be edge-induced and G is called an edge diagram of P. 
The following theorem (see [17]) g ives the fundamental structural properties of 
N-free orders needed for sequential recognition. 
Theorem 1. Given a partial order P = (V, <), the following statements are equiva- 
lent: 
(1.1) P is N-free. 
(1.2) For all u, v E V, ImSucc(u) = ImSucc(v) or 
(1.3) P is edge-induced. 
ImSucc(u) n ImSucc( v) = 0. 
The optimal sequential recognition algorithm [24] verifies property 1.2 by scanning 
incrementally each vertex and its set of immediate successors. It assumes that the order 
is given in transitively reduced form. Its running time is O(j VI + 1 4 I). 
An equivalent graph-theoretic approach to Theorem 1 has been developed in [27]; 
cf. also [6]. As we will see, it is more appropriate for parallel algorithmics. They define 
the class of complete bipartite composite dags (CBC dag for short) as the class of 
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Fig. 2. (a) A complete bipartite graph with source set S and sink set 7’. (b) The bipartite components of 
the transitive reduction of the N-free order represented in Fig. 1. 
directed acyclic graph G = ( V, &) for which there exists a partition B1, . . . ,Bk of JX! 
such that 
(2.1) each a”i induces a complete bipar’Lite subgraph of G (o”i is called a b~~iirii’ie 
component of G), 
(2.2) for each non-sink vertex u, all arcs leaving v belong to the same bipartite 
component, and 
(2.3) for each non-source vertex u, all arcs entering v belong to the same bipartite 
component. 
Statements 2.2 and 2.3 are simply a condition of maximality of the bipartite com- 
ponents (see Fig. 2). Using this definition, another characterization theorem is given: 
Theorem 3 (Valdes et al. [27]). A dug is CBC if and only if it is the transitive re- 
duction of an K-free order. 
Remarks. Let S; and Ti, respectively, denote the source set and the sink set of the 
bipartite component Bi. Then for all v E 7;:, ImPred = Si and for all u E Si, 
ImSucc(tl) = z. Thus we have 
{Si, 1 < i 6 k} = {ImPred( v E V} and 
{Ti, 1 < i < k} = {ImSucc(u), u E I’}. 
Each Si (resp. z) will be called a component source set (resp. component sink set) 
of G whose bipartite component is Bi. 
3. Parallel recognition algorithms 
In the following, we develop two parallel algorithms for N-free order recognition. 
They are both based on Theorem 4 and they compute the bipartite components. They 
suppose that the input is given in transitively reduced form. 
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For the remaining of this paper, let n and m, respectively, denote the number of 
vevtic-cx ~nrl cam-c nf the ;nmlt ““LClUULI UI1.A Ul”U “I LL‘Y “‘yuc. 
The first algorithm employs the exclusive-read exclusive-write (EREW for short) 
PRAM, where only one processor at a time can read from or write to a memory 
location. It runs in O(log n) time with O(n + m) processors. 
The second algorithm employs the arbitrary concurrent-read concurrent-write 
(arbitrary-CRCW for short) PRAM. In case of write conflict, only one arbitrary pro- 
cessor succeeds in writing its value. The second algorithm runs in constant time with 
O(n*) processors. 
3.1. Data-structure independent algorithm 
Algorithm 1. N-free order recognition 
Input: A transitively reduced graph G = (V, &). 
Output: True if the transitive closure of G is an N-free order and false if not. 
Step 1: Let S, and Ti, respectively, denote the source set and the sink set of the 
bipartite component Bi (1 d i 6 k). Compute the bipartite components supposing that 
G is the transitive reduction of an N-free order as follows: 
Select a vertex ui in each component source set Si using {S,, 1 < i Q k}= 
OmPredlu\. ~1 E v). I----- ---x- 11 
For all such vertex ui, 
identify 7’i = ImSucc(ui), 
identify the Bi as the set of all arcs having their head in T,. 
Step 2: Check whether the three conditions 2.1-2.3 for CBC dags are verified. If it 
is the case then G is the transitive reduction of an N-free order, else return false. 
Remarks. Notice that in any case, the components computed in Step 1 form a partition 
of the arc set. Moreover, they induce bipartite subgraphs of G because G is transitively 
reduced. Indeed, if it was not the case, a component Bi would contain two arcs of the 
form (??, U) and (tl,“l). It wou!d a!so contain, hxr rnnrtn,rt;nn the QVP (9,. m\ oncl the “J ““llYClUVLIV,I) LllV c&l” t-1, Y, u,,u LllU 
arc (Q,w) which would then appear to be a transitive arc. This would violate the fact 
that G is transitively reduced. Thus in Step 2, for condition 2.1 we just have to check 
that these subgraphs are complete. 
Notice also that all the arcs entering a vertex v E Ti will be in the same bipartite 
component Bi by construction. Thus condition 2.3 will always be verified and we do not 
need to check it. On the other hand, when we successfully check, for some sink vertex 
u, that all the arcs leaving it are in the same bipartite component Bi (condition 2.2), 
we then know that u E Si. Thus the component source sets are computed at the same 
time. 
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As a final remark, let us explain how we will deal with disjoint subsets. The bipartite 
components are disjoint subsets of ,d. Every Bi will be numbered by ni. The bipartite 
components will be represented in array B such that an arc j is in Bi if and only if 
B[ j] = u,. The Si (respectively the Ti) are disjoint subsets of V. Every Si (respectively 
7;) will have same number as Bi. The Si (respectively the Ti) will be analogously 
represented in an array S (respectively Q. 
Theorem 4. Algorithm 1 determines whether a transitively reduced graph G is N-free. 
The proof follows from Theorem 4. 
Proof. If the input G is the transitive reduction of an N-free order (i.e. a CBC dag), 
then the algorithm really computes its bipartite components in Step 1 and the three 
tests succeed in Step 2. 
Anyway, no matter what partition of the arc set has been computed in Step 1, if 
the tests succeed in Step 2 then G is a CBC dag. If G is not the transitive reduction 
of an N-free order then we cannot have comnuted hinartite Cnmnonents in qten I and_ _ __._____  ___. _ ._.__~____ -.r-_ . .._ r- ..-.___ . L._r 
one of the tests will fail in Step 2. 0 
3.2. An EREW algorithm 
In the remaining of the paper, we mix up vertices and their numbers; more formally, 
we suppose that V = {l,...,n}. 
The first parallel N-free order recognition uses an arc-array data structure, where the 
arcs are explicitly stored as couples of vertex numbers in an array A_. During the algo- 
rithm, we sort couples of integer between 1 and n (the numbers of the vertices). As no 
efficient bucket sort running on EREW PRAM is known, we will always use the Cole 
Parallel Merge Sort [3] which can sort k elements in O(log k) time using k processors. 
These couples will be sorted according to the lexicographical order <iex defined by: 
(n,u) <lex (u’,a’) _ 
either u < U’ 
or u = U’ and v < v’. 
or according to the anti-lexicographical order <anti defined by: 
(%u) <anti (U’,V’) e (V,U) <lex (V’,U’). 
In a lexicographically (respectively anti-lexicographically) sorted array of couples, we 
call blocks the subarrays of consecutive couples having same first (respectively second) 
component (see Fig. 3). 
In this first implementation of Step 1 of Algorithm 1, the chosen vertex in each 
component source set will be the one having minimal number. The idea will be to select 
these elements ~1, . . . , uk without having computed the component source set Si, . . . , & 
that respectively contain them. To do so, we anti-lexicographically sort the arc-array. 
Consider now the arcs of a block and let u be their common second component. 
Keeping only their tails, we obtain the sorted list of the elements of ImPred( Thus 
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Fig. 3. (a) The N-free order represented in Fig. 1 with numbered vertices. (b) The arc-array representation 
of its reduced form sorted lexicographically. The blocks which are the subarrays of couples having same 
first component are outlined. (c) The arc-array sorted anti-lexicographically. The blocks are the subarrays of 
couples having same second component. 
the first element of this list is the selected vertex of the component source set ImPred( 
Obviously, this first element will be the same for any w such that ImPred = 
ImPred( In the example of Fig. 3, the selected vertices will be 6,1,2 and 4. Then 
we can easily identify the corresponding Ti and Bi giving them number ui. 
The out-degree D+(U) of each vertex u of the input (1 < u < n) will be required in 
Step 2. We will verify that every Bi computed in Step 1 is complete by checking that 
all its sources have same out-degree. This is sufficient since D+(ui) = (Ti\ by construc- 
tion. The out-degrees can easily be calculated in O(logn) time using for example, a 
lexicographical sorting of the arcs and a parallel prefix computation. 
The algorithm is as follows. 
Algorithm 2. EREW implementation 
Znput: A transitively reduced graph G. 
Output: True if the transitive closure of G is an N-free order and false if not. 
{Implementation of Step 1 of Algorithm 1) 
1. Sort the arcs of array A_ anti-lexicographically. 
2. For all 1 d j d m do 
3. Let (u, u) be the arc in array position A_[ j]. 
4. If (u,u) is the first arc of its block (i.e. if the head of the arc in array position 
A_[j - l] is different from u) then set T[u] := U. 
5. Set the bipartite component number of the arc (u, u) to B[ j] := 7’[u]. 
{Implementation of Step 2 of Algorithm 1) 
{Checking condition 2.2: are the arcs leaving each vertex in the same bipartite com- 
ponent ?} 
6. Sort the arcs lexicographically. 
{Check that in every block, all arcs have same bipartite component number:} 
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7. For all 2 G i < n do 
8. Let (ui,vi) and (UZ,UZ) be the couples in array positions A_[i - I] and A_[i], 
respectively. 
9. If ~1 = 242 then RetumValue[i] := @[i - l] = B[i]) 
10. Else RetumValue[i] := true 
11. S[uz] := lI[i] 
12. Let (u,v) be the coiiijk iii %iq ijosiiioii Ail], sei S[iij := Bjlj. 
13. If not (A:=, ReturnValue[i]) then return false 
{Checking condition 2.1: are the bipartite components complete?} 
14. Store the couples ($[u], D+(U)) lexicographically. 
15. Check in the same way as previously that in every block all the couples have same 
second component. 
16. If the two tests have succeeded then return true. 
Theorem 5. Algorithm 2 determines whether a transitively reduced graph G is N-free. 
It runs on EREW PRAM in O(log n) time using n + m processors. 
Proof. Algorithm 2 is clearly equivalent to Algorithm 1. The concurrent read in line 5 
can be implemented with a prefix computation in O(log n) time using m processors. 
All sorts and conjonctions can run in O(log n) time using O(n + m) processors. The 
result follows 0 
3.3. A CRCW algorithm 
We now propose a constant time algorithm. This is possible because we deeply use 
the arbitrary concurrent write ability to compute partitions instead of sorting operations. 
7X,_ ._.:11 _l___,_ rl__r rl__ L:-_-&:I_ __-_-_-_-~^ __^ __--l-r_ &L--1__ &.. L1-_ _,.--l~-^-r..-. vv e Will C”CCK LIliiL me olpar UK c”rIlp”rlenrs air; cornp,ere LllanKs LO me c”mIJKmt;rmi~y 
graph: we will test if no arc is missing in any component. The use of the complementary 
graph induces a 0(n2) workload. Algorithm 3 is based on an adjacency-matrix structure 
which allows to work on both the graph and its complement. The adjacency-matrix M 
for the input graph G = (V, &‘) is defined as follows: 
M[u,v] = 
{ 
true if (u, v) E d, 
false otherwise. 
Notice that we can easily compute this representation from an arc-array data structure 
in constant time using n2 processors. 
To implement Step 1 of Algorithm 1, every bipartite component will be computed in 
two phases. Consider a component source set Si. For all v E V such that ImPred = 
S,, we have to isolate the same vertex u,. First we pick an arbitrary vertex ST[V] E 
ImPred (lines l-2). In each component source set, we keep only the picked vertex 
having minimal number (lines 3-6). Then for each such vertex Ui, we respectively 
compute Ti and Bi as the immediate successors set of ui (lines 7-8) and as the set of 
the arcs entering I; (line 9). Fig. 4 illustrates lines 1-6 on an example. 
L. Viennot I Theoretical Computer Science 175 (1997) 393-406 401 
(a) (b) 
Fig. 4. Selecting a source in each bipartite component. (a) A bipartite component with numbered vertices. 
(b) Here, an arbitrary concurrent write has determined ST[5] = 2 and ST[6] = ST[7] = 3 (line 2). Thus we 
mark 2 and 3 (line 4). The existence of the arc (3,5) proves that 3 and 2 = ST[5] are in the same source 
set ImPred(5) = ImPred(6) = ImPred(7) and thus that 3 is not the marked vertex with minimal number in 
this source set. Hence 3 will be unmarked (line 6). 
Algorithm 3. CRCW implementation 
Input: A transitively reduced graph G. 
Output: True if the transitive closure of G is an N-free order and false if not. 
{Implementation of Step 1 of Algorithm l} 
1. For all 1 d U,U < n do if M[u, u] then 
2. ST[u] := u {arbitrary concurrent write} 
3. For all 1 < u d n do Marked[u] := false 
4. For all 1 d u < n do Marked[ST[u]] := true 
5. For all 1 B U, u d n do if M[u, v] then 
6. If u > ST[u] then Marked[u] := false {concurrent write of same value) 
7. For all 1 < U, u d n do if M[u,u] then 
8. If Marked[u] then T[u] := u 
9. B[u,u] := T[v] 
{Implementation of Step 2 of Algorithm 1) 
10. Result := true 
{Checking condition 2.2: are the arcs leaving each vertex in the same bipartite component’ 
{Compute the source set of every bipartite component:} 
11. Foralll<~,udndoifM[u,u]then 
12. S[U] := B[u, v] {arbitrary concurrent write} 
13. lf Pr,,i 4 Rr,, 911 then Rc=n,lt .- fake Irhm-t that the nrevinllc LI “LMJ 7- YLW, “J .n.w.. I.VYUIL .- lU.UI (V”‘V” CllUC SIlV yII*‘“uY 
concurrent write was indeed a concurrent write of the same value} 
{Checking condition 2.1: are the bipartite components complete?} 
{Check that no arc is missing in any component:} 
14. For all 1 < U,U < n do if not (M[u,u]) then 
15. If S[u] and T[u] are defined and S[u] = T[u] then Result := false 
16. return Result. 
Theorem 6. Algorithm 3 determines whether a transitively reduced graph G is N-free. 
It runs on CRCW PRAM in constant time using n2 processors. 
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Proof. The time and number of processors bounds are clear. In line 13, all arcs (u, U) 
leaving u write their bipartite component number in S[U] and check in line 14 that they 
have all written the same value, checking by the way condition 2.2. Notice that two 
vertices u and v are sources of the same bipartite component if and only if S[U] = S[v]. 
We check that every bipartite component Bi joining vertices from Si with z is 
complete by testing whether an arc (u,v) verifying u E Si and v E Ti is missing in 
1:.., 17 1111e 1 I. 
We still have to prove that the implementation of Step 1 of Algorithm 1 is correct. 
We suppose that the input is a CBC dag as we do not matter what is computed 
otherwise. 
Consider a bipartite component Bi joining vertices from Si with q. For all 2) E 7;:, 
ST[v] is set in line 2 to an arbitrary vertex in Si = ImPred( The vertices of the 
form ST[v] are marked in line 4. Let Ui be the marked vertex with minimal number 
in Si and let vi be a vertex such that ST[Ui] = u,. 
Consider now line 6. For all arc (ui,v) leaving Ui, v E z and thus we have 
ST[v] 3 ui. Hence ui is still marked after this line. On the other hand, for all u E Si 
1.n. 
oinerent from Ui, the arc (u, Vi j is present in the graph since the bipartite component 
is complete by hypothesis. As u > SZ’[Vi], Marked[u] is set to false. After line 6, ui is 
the only marked vertex in Si. Thus the write in line 8 is exclusive and Ti = ImSucc(q) 
is the set of vertices v verifying T[v] = Ui. The arcs (u,v) of Bi are those entering a 
vertex in Ti as computed in line 9. They can be identified by B[u, v] = ui the number 
of Bj. 0 
4. Parallel algorithms for constructing edge diagrams 
In the following section, we provide algorithms which determine an edge diagram 
edge-inducing a given N-free order. 
4.1. Properties of the bipartite components 
Let G = (V, d) be the transitive reduction of an N-free order P. By Theorem 4, G 
is a CBC dag. Let B,, . . . , Bk be the partition of its arc set in bipartite components. For 
every Bi, we denote by Si the set of sources of Bi and by T, the set of sinks of Bi. 
Let To be the source set of G and S, be the sink set of G. Thus To, T,, . . , Tk 
and Si, . , Sk, s, form two partitions of V. In addition, we introduce two “virtual” 
bipartite components Bo and B,. We formally set that TO is the component sink set 
of Bo and that S, is the component source set of B,. 
Now consider the dag R = ( {Bo, B1,. . . ,B,+, B,), p) defined as follows. Each vertex 
v E V is associated to an arc 5 E ? of R (? is a multiset): 
(*) if v E Ti and v E Sj then U = (Bi, Bj) is an arc from Bi to Bj. 
Notice that R may have parallel arcs as there may be several vertices in T, n Sj. 
L. Viennot I Theoretical Computer Science I75 (I 997) 393406 403 
(a) 
Fig. 5. (a) The N-free order of Fig. 1 represented by its Hasse diagram where the bipartite components 
are outlined. (b) Its unique edge diagram which has a single source and a single sink. Its vertices are the 
bipartite components represented in a (plus a source and a sink). Each arc is associated to a vertex of the 
N-free order. 
Theorem 7 (Valdes et al. [27]). The dug R is un edge diagram of P. 
Proof. G is the line graph of R as its arcs (u, v) are those verifying u E Sj and v E Tj 
for some j E {l,...,k} and we can write u = (Bi,Bj) and u = (Bj,Bk) for some 
i,k E {O,l,..., k,oo} 0 
4.2. Algorithms 
Parallel algorithms which determine an arc array representation of a correspond- 
ing edge diagram given an N-free order can easily be obtained from the recognition 
algorithms we have proposed. 
Suppose that the input is the reduced form of an N-free order. We have already 
mentioned the fact that these algorithms compute the Si and the Ti (1 < i < k). In 
~Arlitinn 1-t 1,~ E,,~~,,EP thczt Qt the hmn;nninn nf tha ~lnrrr;thmo ove.o~rc- T onrl ‘2 mm UUUIU”II) IVC u.7 uuyp”Yu lllYC UL LllU “C1plllllllb “1 Ulb (1I~“11111111,Y) UJlUJ.J L ullu g c&lb 
respectively initialized to 0 and 0~). The sources (respectively the sinks) are the only 
vertices for which T (respectively 8) is not computed. Thus at the end of the algorithm, 
r (respectively S) represents the partition TO, Tl , . . . , Tk (respectively Si, . . . , Sk, S, ) 
where TO has number 0 (and B, has number co). Thus by adding the following line, 
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we obtain parallel algorithms for constructing an arc-array 2 representing the edge 
diagram defined by (*) without changing the previous complexities. 
(**) For all 1 < u < n do y[u] := (r[u],S[u]). 
Theorem 8. Algorithms 2 and 3 enhanced by (*) determine whether a transitively 
reduced graph is the transitively reduced form of an N-free order and construct (tf 
the answer is yes) a corresponding edge diagram. They respectively run on EREW 
PRAM in O(log n) time using n + m processors and on CRCW PRAM in constant 
time using n2 processors. 
Proof. The proof follow from Section 4.2. 0 
Remarks. An edge diagram R gives a sublinear representation of the corresponding 
N-free order P as its size is O(n). This representation allows to answer in constant 
time to the query “Is u an immediate predecessor of v?” by testing whether the head 
of U is the tail of V. 
The transitively closed form of P can be obtained from the transitive closure of R as 
the query “Is u a predecessor of v?” can be answered by testing whether there exists 
in R a directed path from the head of i? to the tail of 5. This is interesting since in 
general R is much smaller than the reduced form of P. 
5. Algorithms for distributed-memory machines 
Notice that Algorithm 2 is composed of several sorting and partial sum routines. 
Because sorting algorithms and partial sum algorithms have been studied intensively on 
many distributed-memory architectures, it is a relatively small step to write distributed- 
memory algorithms for recognizing N-free orders and constructing edge diagrams. 
Consider a hypercube architecture. The sorting procedure for hypercube with the best 
complexity, proposed by Cypher and Plaxton [4], runs in time O(log n(log log n)=) on 
n processors. The partial sum algorithm for hypercube introduced by Nassimi and Sahni 
[18] runs optimally in time O(log n). Therefore, on a hypercube we can implement 
Algorithm 2 to run on m processors in time O(log n(log log n)=). 
On a O(Jil) by O(T) n mesh of processors, sorting procedures with the best com- 
plexity - for example, the rotate sort of Gami and Marberg [ 151 or the bitonic sort of 
Batcher [l] - run optimally in time 0(,/k). A partial sum also runs optimally in time 
O(G). Therefore on a 0( J;;) by rmO(J) n mesh of processors we can implement 
Algorithm 2 optimally in time 0(&z). 
6. Perspectives 
In this paper we have proposed PRAM and distributed-memory algorithms for rec- 
ognizing N-free orders and constructing edge diagrams. Note that our algorithms only 
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accept transitively reduced directed acyclic graphs as input. It is a general problem to 
develop parallel recognition algorithms which do not suppose that the input is tran- 
sitively reduced or transitively closed, and which do not require transitive reduction 
nor transitive closure computations. As far as we know, this is still an open problem 
for many other classes of orders and even for very simple ones like the class of total 
orders. 
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